

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspic.gov

APPLICATION NO.	F	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/046,792 01/15/2002		01/15/2002	Hidetaka Natsume	NECW 19.349	6481
26304	7590	04/11/2003			
		I ZAVIS ROSEN	EXAMINER		
575 MADISON AVENUE NEW YORK, NY 10022-2585				NGUYEN, JOSEPH H	
				ART UNIT	PAPER NUMBER
				2815	
				DATE MAILED: 04/11/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

6 1 pr		Amplication No.	Applicately	;/				
o :		Application No.	Applicant(s)					
Office Action Summary		10/046,792	NATSUME, HIDETAKA					
	Omce Action Summary	Examiner	Art Unit					
	The MAILING DATE of this communication app	Joseph Nguyen	2815					
Period fo		Jears on the cover speet with th	e correspondence address					
THE N - Exter after - If the - If NO - Failui - Any n	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing digital patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply by within the statutory minimum of thirty (30) will apply and will expire SIX (6) MONTHS for accuse the application to become ABANDO	e timely filed days will be considered timely. rom the mailing date of this communication. DNED (35 U.S.C. § 133).					
1)	Responsive to communication(s) filed on							
2a)□	•	is action is non-final.						
3)	Since this application is in condition for allowa		, prosecution as to the merits is					
	closed in accordance with the practice under on of Claims							
4)🖂	Claim(s) 1-21 is/are pending in the application	١.	•					
,	4a) Of the above claim(s) <u>14-21</u> is/are withdrawn from consideration.							
5)	5) Claim(s) is/are allowed.							
6)⊠	Claim(s) <u>1-13</u> is/are rejected.							
7)	Claim(s) is/are objected to.							
· ·	Claim(s) are subject to restriction and/o	or election requirement.						
l '' _	on Papers							
, —	The specification is objected to by the Examine							
10)[🛚	The drawing(s) filed on 15 January 2002 is/are:							
44)[7]	Applicant may not request that any objection to th The proposed drawing correction filed on							
'')	If approved, corrected drawings are required in re		proved by the Examiner.					
1210-	The oath or declaration is objected to by the Ex							
/-	inder 35 U.S.C. §§ 119 and 120							
,	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 11	9(a)-(d) or (f)					
'—	X All b) Some * c) None of:	repriently under do did.d. g	o(a) (a) o. (.).					
	1. ☐ Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
:	3. Copies of the certified copies of the prio application from the International Bu	rity documents have been reco reau (PCT Rule 17.2(a)).	eived in this National Stage					
	See the attached detailed Office action for a list	•						
· ·	acknowledgment is made of a claim for domest		•	n).				
ŀ) \square The translation of the foreign language pro Acknowledgment is made of a claim for domest							
Attachmen		_						
2) 🔲 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) <u>2</u>	5) Notice of Inform	nary (PTO-413) Paper No(s) nal Patent Application (PTO-152)					
U.S. Patent and T	rademark Office							

Art Unit: 2815

DETAILED ACTION

Election/Restrictions

Applicant's election of claims 1-13 in Paper No. 7 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)). Therefore, claims 1-13 are prosecuted whereas claims 14-21 are with drawn from consideration.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-13 are rejected under 35 U.S.C. 102(b) as being anticipated by Kikushima et al (JP 10-163440).

Regarding claim 1, Kikushima et al discloses on figures 22-23 a semiconductor memory device having a SRAM in which a memory cell comprises a pair of transmission transistors Q5, Q6 and a flip flop circuit containing a pair of driver transistors Q2, Q4 and a pair of load transistors Q1, Q3 wherein a first interconnection L1 formed from a first electrical conductor which is set on a semiconductor substrate 1, constitutes respective gate electrodes of said driver transistors, load transistors and transmission transistors; a second interconnection L2 including a second electrical

Art Unit: 2815

conductor 15 which is formed within a first trench that is et in a first insulating film 11 lying on said semiconductor substrate, constitutes one of a pair of local interconnections cross coupling a pair of input/output terminals in said flip flop circuit; a third interconnection 18 which is formed on a second insulating film 17 lying on a region including the top surface of said second interconnection, constitutes the other one of said pair of local interconnections; and either said second interconnection or said interconnection has a buried conductive section which is formed to fill up the inside of said trench.

Regarding claim 2, Kikushima et al discloses on figures 22-23 said second interconnection 14 and said third interconnection 18 have an overlapping section separated by said second insulating film; and said second interconnection and said third interconnection together with said second insulating film lying therebetween constitute a capacitor element.

Regarding claim 3, Kikushima et al discloses on figures 22-23 said second electrical conductor is disposed so as to come in contact with a drain region constituting a first driver transistor which is one of said pair of driver transistors; a drain region constituting a first load transistor which is one of said pair of load transistors and has a gate electrode formed from a first interconnection, the gate electrode being in common to said first driver transistor; and a first interconnection which constitutes a gate electrode of a second driver transistor which is the other one of the pair of driver transistors as well as a gate electrode of a second load transistor which is the other one of the pair of load transistors; and said third interconnection is in contact with a contact

Application/Control Number: 10/046,792

Art Unit: 2815

section connected to said first interconnection; a contact section connected to a drain region of said second driver transistor; and a contact section connected to a drain region of said second load transistor.

Regarding claim 4, Kikushima et al discloses on figures 22-23 a semiconductor memory device having a SRAM in which a memory cell comprises a pair of transmission transistors Q5, Q6 and a flip flop circuit containing a pair of driver transistors Q2, Q4 and a pair of load transistors Q1, Q3, wherein a first conductive film interconnection formed from a first conductive film which is set on a semiconductor substrate 1 constitutes respective gate electrodes of said driver transistors, load transistors and transmission transistors; an inlaid interconnection 15 set in a first insulating film 11 lying on said semiconductor substrate 1 constitutes one of a pair of local interconnections cross coupling a pair of input/output terminals in said flip flop circuit; and a second conductive film interconnection formed from a second conductive film which is set on a second insulating film lying on said first insulating film constitutes the other one of said pair of local interconnections.

Regarding claims 5-13, Kikushima et al discloses on figures 22-23 all the structures set forth in the claimed invention.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US Patent 5780910 to Hashimoto et al discloses a complete CMOS SRAM.

Application/Control Number: 10/046,792

Art Unit: 2815

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Nguyen whose telephone number is (703) 308-1269. The examiner can normally be reached on Monday-Friday, 7:30 am- 4:30 pm

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned is (703) 308-7382 for regular communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

JN April 8, 2003

> EDDIE LEE SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2800